Each buffered RC section has fc about 4.82 kHz. The two-pole reconstruction filter smooths the DAC staircase but also delays and rounds intended signal edges. Plot DAC and OUT. Reduce capacitance to increase bandwidth and observe more image/step content; increase capacitance for more smoothing at the cost of settling time. Reconstruction filtering is therefore a bandwidth-versus-image-rejection design.
